Silicon nanowire charge-trap memory incorporating self-assembled iron oxide quantum dots.
نویسندگان
چکیده
Charge-trap non-volatile memory devices based upon the precise integration of quantum dot storage elements with silicon nanowire field-effect transistors are described. Template-assisted assembly yields an ordered array of FeO QDs within the trenches that separate highly aligned SiNWs, and injected charges are reversibly stored via Fowler-Nordheim tunneling into the QDs. Stored charges shift the transistor threshold voltages, providing the basis for a memory device. Quantum dot size is found to strongly influence memory performance metrics.
منابع مشابه
High-performance polycrystalline silicon thin-film transistor with multiple nanowire channels and lightly doped drain structure
Related Articles Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors Appl. Phys. Lett. 101, 243501 (2012) Reduced graphene oxide based flexible organic charge trap memory devices Appl. Phys. Lett. 101, 233308 (2012) Analyzing threshold pressure limitations in microfluidic transistors for self-regulated microfluidic circuits Appl. Phys. Lett. 101, 2341...
متن کاملSelf-assembled quantum dots in a nanowire system for quantum photonics.
Quantum dots embedded within nanowires represent one of the most promising technologies for applications in quantum photonics. Whereas the top-down fabrication of such structures remains a technological challenge, their bottom-up fabrication through self-assembly is a potentially more powerful strategy. However, present approaches often yield quantum dots with large optical linewidths, making r...
متن کاملSilicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
As mass-produced silicon transistors have reached the nano-scale, their behavior and performances are increasingly affected, and often deteriorated, by quantum mechanical effects such as tunneling through single dopants, scattering via interface defects, and discrete trap charge states. However, progress in silicon technology has shown that these phenomena can be harnessed and exploited for a n...
متن کاملInterface Trap Analysis using Charge Pump Profiling Techniques in Gate-All- Around Silicon Nanowire Field Effect Transistor
This paper present the electron charge pumping technique using the various charge pumps circuits for interface trap density and edge leakage reduction that is major concern in GAA short channel nanowire structure. Latched and bootstrap charge pump circuit has been simulated and analyzed for GAA structure. The charge pumping technique requires body contact of FET which has been implemented for G...
متن کاملLow-voltage high-speed programming/erasing floating-gate memory device with gate- all-around polycrystalline silicon nanowire
Articles you may be interested in Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays Appl. Enhancement of programming speed on gate-all-around poly-silicon nanowire nonvolatile memory using self-aligned NiSi Schottky barrier source/drain High-performance gate-all-around polycrystalline silicon nanowire with silicon nanocrystals nonvolatile memory Appl. ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Small
دوره 8 22 شماره
صفحات -
تاریخ انتشار 2012